





iREPAIR



Schematic design notice of "12_BB_1" page.

Note 3-1: The de-coupling cap. for REFP (AF18 bar) have to be placed as close to B8 as possible.

Note 3-2: To short a 1uF capacitor in the AUXIN/ADC input to prevent noise coupling. It should be placed as close to B8 as possible. Connect the unused AUX ADC input to GND.

Note 3-3: "PWRAP_SPS_CSN" and "AUX_DAT_MOSIP" are bootstrap pin to select which interface will be the JTAG pin out.

PWRAP_SPS_CSN	AUX_DAT_MOSIP	JTAG Function
HI	LO	N/A
HI	HI	SPDHERITE
LO	LO	SPDHERITE
LO	HI	MSDC1


USE CASE

Note 3-4: PWRAP_SPS_M is DOR type feature in bootstrap.

PWRAP_SPS_M	SPDHERITE	MSDC1
HI	LO	LO
LO	LO	LO
LO	HI	LO
LO	LO	HI
LO	HI	HI

USE CASE

Note 3-5: Please set unused IQ pins in NC





R318 please select 34.8 ohm (1%) resistor

Note 14-2

Note 14-2: Please check eMCP LP3 and eMCP LP4X pin mux

Schematic design notice of "13_BB_2" page.


Note 13-1: The enable pin of acoustic or optoelectronic devices (e.g. SPK AMP/Backlight/Charger OCPOVP) suggest to use Peripheral EN0.5. If use other GPIOs as enable pin, suggest to reserve 0201 NC to GND




Thermistor to sense AP temperature
1. B3702 must keep a distance about 0-8mm away from AP and for from other heat sources (B heat sink).
2. The distance is the shortest distance from package edge to edge.

Thermistor to sense Board temperature
1. B3702 must keep a distance about 0-8mm away from AP and for from other heat sources (B heat sink).
2. The distance is the shortest distance from package edge to edge.


JTAG



UART



Pin	Function
1	VDD
2	GND
3	VDD
4	GND
5	VDD
6	GND
7	VDD
8	GND
9	VDD
10	GND
11	VDD
12	GND
13	VDD
14	GND
15	VDD
16	GND
17	VDD
18	GND
19	VDD
20	GND
21	VDD
22	GND
23	VDD
24	GND
25	VDD
26	GND
27	VDD
28	GND
29	VDD
30	GND
31	VDD
32	GND
33	VDD
34	GND
35	VDD
36	GND
37	VDD
38	GND
39	VDD
40	GND
41	VDD
42	GND
43	VDD
44	GND
45	VDD
46	GND
47	VDD
48	GND
49	VDD
50	GND
51	VDD
52	GND
53	VDD
54	GND
55	VDD
56	GND
57	VDD
58	GND
59	VDD
60	GND
61	VDD
62	GND
63	VDD
64	GND
65	VDD
66	GND
67	VDD
68	GND
69	VDD
70	GND
71	VDD
72	GND
73	VDD
74	GND
75	VDD
76	GND
77	VDD
78	GND
79	VDD
80	GND
81	VDD
82	GND
83	VDD
84	GND
85	VDD
86	GND
87	VDD
88	GND
89	VDD
90	GND
91	VDD
92	GND
93	VDD
94	GND
95	VDD
96	GND
97	VDD
98	GND
99	VDD
100	GND




Schematic design notice of "20_POWER_MT6357_Buck"

Note 20-1: C2040, please choose 0402 size

Note 20-2: PMIC Part number notice for MT6765/62/61 platform

MT6765 Platform	PMIC
MT6765	MT6357
MT6765	MT6357B



Schematic design notice of "22_POWER_MT6357"


Note 22-1: Please implement 2020 & 2016 Size TMS PCB co-layout. Please refer to MT6762/MT6357 Co-Clock Design Notice for co-layout guide

Note 22-2: 1. Please Connect P1 and R11 first and then to GND
2. Please Connect P2 and R12 first and then to GND
3. Please Connect UCX0 GND to main GND by independent L1-2 GND via; DO NOT connect it through L1 GND

Note 22-3: Let floating if disable HOMEKEY function

Note 22-4: Please follow MT6762/MT6357 Co-Clock Design Notice for Layout guide of VALX18, then R411 can use 0 ohm to replace BEAD.

Route AVDD18_AUXADC, AUXADC_VIN and AVSS18_AUXADC with 3mils width traces and well GND shielding



Schematic design notice of "21_POWER_MT6357_LDO"

Note 21-1: If these power trace can meet LDO layout constraint, these CAP can be NC or removed. Please refer to MT6357 design notice

Note 21-2: Output cap range please follow MT6357/CRV LDO design notice

Note 21-3: Ext Buck BOM option

Ext Buck BOM option	Cap	ESR	ESL	ESR+ESL	ESR+ESL+ESL
C403	100uF	0.001	0.001	0.002	0.003
C404	100uF	0.001	0.001	0.002	0.003
C405	100uF	0.001	0.001	0.002	0.003



Note 21-4: Please set SG405 and SG407 close to C433, making star connection among VIO18_PMU, AVDD18_SOC, and EMI_VDD1 near to LDO cap, C433

Please also refer to MT6357 design notice for further detail design information

Note 21-5: Please connect VS2_LDO1(F15) to VS1_PMU if voltage applied to VCAMD(E17) >= 1.3 V

AU_HPL and AU_HPR should be routed as single end signal, and be shielded with GND, up and down left and right respectively


The suggested layout pattern of AU_HPL/AU_HPR/AU_HPRN is GND-AU_HPL-AU_HPRN-AU_HPR-GND




1. AVSS18_AUD is connected to GND in very short trace

2. AVSS18_AUD is connected to de-couple cap of AVSS18_AUD and AV_HPRN with 0 ohm trace respectively


LCM Backlight LED driver




Charger




LCD Bias




Flash LED 5V Boost



LDO for VA12



Ext. Bulk for VS2



Schematic design notice of "27_POWER_SubPMIC-HV powers" page:

Note 27-1: To minimize RF de-sense, it is recommended to reserve 0-ohm and 0402 cap for BOM fine tuning.

Note 27-2: To minimize RF de-sense, it is recommended to reserve 0-ohm and 0201 cap. for BOM fine tuning.

Note 27-3: C2705 could be replaced with C / 1 / μ F / 50V + C / 1 / μ F / 50V

Schematic design notice of "28_POWER_ThirdParty-Power"


Note 28-1: VA12 Layout placement please close to AP

Note 28-2: VS2 Buck Layout placement please close to PMIC MT6357


Note 28-3: VCN33 LDO Layout placement please close to MT6631

Handset 2nd Microphone


SPEAKER




EAR PIECE






Earphone Audio





Earphone MICPHONE




BATTERY CONNECTOR





Rear-Main Camera(AF-13M)




Rear-Slave Camera(FF-2M)







Front-FF-5M Camera Connector




[illegible]

GT1151 I2C address: 0X5D (Write:0xBA, Read:0xBB)
or 0x14 (Write:0x28, Read:0x29)




SIM and TF



iRPAIR


KEY

Volume Up : HOME Key / GND
Volume Down : KPCOL1/GND
DO NOT put pull-up resistor on PWRKEY




The logo for iRPAIR is displayed in a large, stylized font. The letter 'i' is green, while the rest of the text 'RPAIR' is grey. A circuit diagram is overlaid on the logo, showing a volume control circuit with a potentiometer, resistors, and a switch. The diagram includes labels for 'Volume Down', 'Volume Up', and 'POTENTIOMETER'.

OVP




Sub Connector

0xxx (Write:0xxx, Read:0xxx)





IREPAIR

Download mode TP




USB Test point



Now TP size is 1.2, need?




KEY Test point



BATTERY Test point




SPK Test point



iREPAIR

iREPAIR





B28B/20 TX

RF_B28B_PA_DFX

B8 TX

RF_B8_PA_DFX

B2 TX

RF_B2_PA_DFX

B3 TX

RF_B3_PA_DFX

B1 TX

RF_B1_PA_DFX

B4 TRX

RF_B4_PA_DFX

B40 TRX

RF_B40_TRX_TXM

B7 TX

RF_B7_PA_DFX

B41 TRX

RF_B41_TRX_TXM

B28A TX

RF_B28A_PA_DFX

B5 TX

RF_B5_PA_DFX

3G/4G_PAIN_LB

RF_LTE_LB_TX_RFC

3G/4G_PAIN_MB



RF_LTE_MB_TX_RFC

3G/4G_PAIN_HB


RF_LTE_HB_TX_RFC


U3202

近Transceiver




File	<File>
Doc	Document Number
D	M9102-F11
Rev	V10
Date	London, October 25, 2019
Sheet	18 of 21







B1/B3/B4 DRX




B2 DRX




B5 DRX




B7 DRX




B8 DRX




B41 DRX



B20/28 DRX



B40 DRX



RF Drx

Rev	<Rev>	
Doc ID	Document Number	Rev
Doc	MP102-F01	V10
File	File: C:\msd\25_3013	Sheet 36 of 31

